Traditional placement problems are studied under a fully specified cell library and a complete netlist. However, in the first, e.g., 2 years of a 2-3 year microprocessor design cycle, the detailed netlist is unavailable. For area and performance estimation, layout must nevertheless be done with incomplete information. Another source of incompleteness comes from logic synthesis changes; some instances and their parameters will change as the project evolves. In the re-configurable computing area, sometimes we need to perform quick placement before all information is available. The problem of placement with incomplete data (PID) can be abstracted as having to place a circuit when pc% of the cells and pn/O of the nets are missing. The key challenge in PID is how to add missing cells and nets.
INTRODUCTION
The placement problem is defined as problems given a set of cells and a netlist of connections, optimizing the placement to minimize area, wirelength, delay, etc. In this problem, 100% cells and netlist is known.
Numerous placement algorithms exist, such as force directed approach [1, 7, 18, 6] , simulated annealing [14, 15] , and partitioning-based placement algorithms [3, 2, 5, 8] . A constructive placement method that employs resistive networks as a working domain was proposed in [4] . Various optimization objectives have been used. In [17] , a comparison between linear and quadratic cost functions was reported. The linear cost function used in the GordianL placement tool achieves results with up to 20% less area than the quadratic cost function of the original Gordian procedure. Therefore, in this paper, we will use the half-perimeter cost function for area minimization.
The timing-driven placement problem has also been studied. The notion of zero-slack was introduced in [11] . In [9] criticality was used as a guide to select cells from a cell library. For a history of the timing-driven placement problem, see [10, 16, 13] .
In this paper we study the placement problem with incomplete data (PID). This problem is of fundamental importance since VLSI design is getting more and more complicated. Now a stateof-the-art VLSI design contains millions of gates, and this number keeps increasing according to Moore's law. Such a complicated design will typically take 2 to 3 years to complete. In the first 2 years, a detailed netlist is not available. However, for area estimation and performance estimation, several placement runs are done with such incomplete information. Traditional placement problems are based on a fully specified cell library and a complete netlist. Obviously, this cannot handle this problem.
Another source of incompleteness will come from re-use of instances from earlier generations. The hardware instances are modified to some extent and more information may be added as the project moves forward. Thus even if we do have a complete cell library and netlist, this cell library and netlist will not be the same library and netlist as in the final version of the design. The designer will definitely want to know how much he or she can trust the placement result. If 5% of the cells in the library are changed later, it will not be good news to know the placement results will therefore change by 50%. In the re-configurable computing area, this problem is also practical. Sometimes we need to perform quick placement before all information is available from a compiler.
PID is the problem of trying to place the final design while only a part of the netlist and a fraction of the cell library is known. PID is of fundamental importance. It is also a very challenging problem, as will be shown later. To the best of our knowledge, no research has been done on this problem.
In our experiments, we use MCNC benchmarks. We randomly delete p% of the nets and p% of the cells. We then try to re-construct the netlist using different "patching-methods". We compare the wire-length of the original circuit against the wirelength of the "patched" circuit as a basis to judge the quality of the proposed patching-methods. Experiments on different values of p and p and different benchmarks have been performed. This paper is organized as follows: In Section 2 we introduce some terminology which we are going to use throughout the paper. In Section 3 we formally described the placement with incompleteness problem followed by a detailed summary of approaches and implementations in Section 4. In Section 5, experimental results will be shown and discussed, followed by conclusions in Section 6.
TERMINOLOGY
In this paper we assume that we are given a complete synchronous circuit denoted C(A//,A/'), We are going to make predictions on issues like final chip area, power consumption, etc., of the circuit C(A//,A/') based only on the circuit Ci(Ji,Ji) and parameters Pc, P. These predictions will be compared to the actual value of the circuit C(A4, A/').
This above description concludes the formulation of the placement problem with incomplete data. There will be numerous ways to obtain such predictions for circuit C. In this paper, we are actually trying to "reconstruct" the circuit C from the incomplete circuit Ci. Specifically, we are going to find a set of modules Ja and a set of nets A/'a. We use Ja and A/'a, together with Ji and A/'i, to form a new circuit C'((ja I,.J .A/[i) (Ja I._J Jr'i)). Figure 3 shows the result of Ci. In this case, Pc 25% and Pn 20% since only 2 nets are gone. We can add two new dummy cells, N1 and N2 and some dummy nets to get circuit C . Figure 4 shows a possible way to get C .O f course, most probably, C will not be exactly the same as the original circuit C. Our hope is that by using a "clever" way to get C , the placement result of C will be very close to the placement result of C. In the next section, we will study appropriate approaches to this problem.
Note that in this paper, we only try to make a prediction on the total net lengths, which is consistant with the final chip area. "Half perimeter bounding box" is what we will use to measure the length of each net. is easier for us to construct a "similar" netlist as the original one.
The above is a brief description of these statistics and reasons why they are important to us. We will discuss them in detail in the following paragraphs.
The size distribution function Ps(s) is a probability function of cell size. For any possible physical size s of a cell, Ps (s) will give us the probability that a cell in the circuit has size s.
Since the probability function P(s) is not analytical, we will use a linear array to represent it. Thus we need to quantitize the size s first.
The actual implementation is: first find the minimum cell size Smin Figure 3 , we have four inverters, one AND gate and one OR gate. Thus the number in our first bucket is 4, the number in our last bucket is 2, and the numbers in the other buckets are all zero. After normalization, the probability of being in the first bucket is 66.7% the probability of being in 100th bucket is 33.3% and probability of being in other buckets is zero. function is not independent of the size distribu- the terminals are outputs. Figure 7 Create a cell data structure.
6.
Determine the size of this cell using the size distribution. 7.
Determine the number of terminals on this cell using the appropriate distribution As the example shown in Figure 4 , this list will contain two pins in N1, two pins in N2 and the input pin in M8.
After the list/ is created, for each to be added new net, first determine the number of terminals in it using the distribution function. Then assign terminals from the list/ to this new net and delete those assigned terminals from the list Z;. Repeat this procedure on the next to be added new net.
One of these following three cases will happen during this procedure. Figure 9 . Another difference is that the circuit C created by abstraction will have more nets than its counterpart created by fusion.
Based on these discussions, we write the pseudocode for both patching methods as in following:
Fusion:
Get net statistics discussed above.
3.
Create unassigned terminal list . 4 . nn Pn 1-/'/1 5. for/= tOnn 6. Create a net data structure.
7.
Determine the number of terminals on this net using the appropriate statistics.
8.
Randomly pick n terminals from 9.
Assign these n terminals to this net.
10.
Delete these nn terminals from .
11. while/2 is not empty, do { 12.
Get a terminal from/3. 13.
Randomly pick a net from 14. Assign this terminal to this net.
15.
Delete this terminal from/2.
16. } 17.} Get net statistics discussed above.
3.
Create unassigned terminal list 4.
while/2 is not empty, do { 5.
Create a net data structure.
6.
Determine the number of terminals on this net using the appropriate statistics. 7.
Randomly pick nn terminals from ;. 8. Assign these nn terminals to this net.
9.
Delete these n terminals from/2. 10. } 11.} Intuitively, fusion makes much more sense than abstraction, since it appears that fusion will generate a circuit more like the original one, circuit C, while abstraction will almost never look like C.
Contrary to people's intuition, experimental results show that abstraction offers much more accurate prediction than fusion does. In the next section, we will present this interesting experimental result, followed by an explanation.
EXPERIMENTAL RESULTS AND DISCUSSION
In Section 4, we gave the pseudo-code for our approaches. These approaches were implemented using C + +. All experiments were run on a Sun
Sparc-20 workstation. Three MCNC benchmark standard cell circuits were used for experiments. Table I shows some basic statistics for these three benchmark circuits. We delete all the I/O pads from all three of these circuits, allowing us to concentrate on the effects of incomplete data on core cells. As shown in Table I We feed the reconstructed circuit to the high quality placement tool called NRG [12] . Since this is a statistical approach, we needed to run a good number of trials to get the data. Thus we run NRG using the fast mode.
For each benchmark circuit C(3//,A/'), for a specified degree of incompleteness pc. We first delete Pc" 13/[] cells and the nets attached to them to form Ci. Then we run our two reconstruction procedures, fusion and abstraction, to get a "reconstructed" circuit C' (fusion and abstraction were discussed in detail in Section 4). After that, we use the NRG placement tool to get the total wirelength of C and compare this value with the value of the original circuit C. Table II shows the basic statistics for the "reconstructed" circuit Nprimaryl using different degrees of incompleteness. The first row, 0% incompleteness, is the statistics for the original circuit Nprimary . Since this is a non-deterministic procedure, standard deviation is another important factor to look at. Figure 11 shows Tables IV, V , VI and VII. Figure 12 shows the prediction error vs. percentage of incompleteness for circuit Nprimary2. Figure 13 shows the prediction error vs. percentage of incompleteness for circuit Nstruct. 10  20%  20  25%  21  30%  29   1888  5407  1920  1888  5407  1888  5412  1920  10  1888  5408  1888  5408  1920  10  1888  5410  1888  5411  1920  10  1888  5410  1888  5389  1920  20  1888  5387  1888  5411  1920  20  1888  5408  1888  5399  1920  21  1888  5403   1920  2076  2186  2290  2375  2459  2565 reconstructing the original circuit is too small to be realized. According to the Fact described in Section 3, there is no hope to reconstruct an identical circuit as C. Our only hope is that the "netlist-space" is smooth enough so that even if we make some mistakes in the wiring, the final total However, the relationship between the signs of the predicted error and circuit properties is not known yet.
